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Recently the intelligent electronics has become one major focus in the world and 
even the key national project, where the memory will be not only the key core in 3C 
electronics, automotive electronics and the cloud center, but also an indispensable 
unit in most bioelectronics. Especially the memory volume is usually increasing 
according to the intelligent level such that the hybrid memory cube, HMC, has 
become the novel and efficient solution. Owing to the stricter specification, required 
speed and huge capacity, and even the high security and reliability for the 
automotive electronics and bioelectronics, the product yield and reliability of the 
embedded memory have become a crucial challenge in the roadmap of the 
developing for intelligent electronics. The purpose of this project is to study and 
develop the technology for yield enhancement of the HMC. The major contents 
consist of two major subprojects. The first subproject will continue and extend the 
research of the project in 2011. In the first subproject, a novel memory address 
remapping architecture is developed for Gray-coded ordered memory. The 
redundancy analysis and repair algorithms will be developed. Then the issues 
including the built-in self-test for the built-in design for memory repair and the time 
penalty over access time will be studied and solved. In the second subproject, a 
remapping architecture similar to the above ARU is also developed for the TSV 
interconnections. Then we will involve in redundancy analyses of a variety of TSV 
and other elements in the 3D HMCs. Except one published SCI journal papers, more 
than two SCI papers are planned to be created from this project. Furthermore we 
hope the developed techniques and associated training can improve the life of our 
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